



# International Journal on Recent Researches In Science, Engineering & Technology

(Division of Computer Science and Engineering)

A Journal Established in early 2000 as National journal and upgraded to International journal in 2013 and is in existence for the last 10 years. It is run by Retired Professors from NIT, Trichy. It is an absolutely free (No processing charges, No publishing charges etc) Journal Indexed in JIR, DIIF and SJIF.

Research Paper

Available online at: [www.jrrset.com](http://www.jrrset.com)

ISSN (Print) : 2347-6729

ISSN (Online) : 2348-3105

Volume 1, Issue 4

JIR IF : 2.54

DIIF IF : 1.46

SJIF IF : 1.329

## Design of 7T-SRAM for Nano Scale Technologies

<sup>1</sup>Mora Satyanarayana, <sup>2</sup>Dr N. Kumarappan

<sup>1</sup>Research scholar, ECE department, Annamalai University, TN, India.

<sup>2</sup>Professor, ECE Department, Annamalai University, TN, India.

Corresponding author : Mora satyanarayana

Email : [narayanamora68@gmail.com](mailto:narayanamora68@gmail.com)

### Abstract

On-chip store devours a huge level of the entire chip zone and expected to increment in trend setting innovations. Charging/releasing enormous piece lines capacitance speaks to a huge bit of intensity utilization during a compose activity. We propose a novel compose system which depends just on one of the no good lines to play out a compose activity. Hence, the proposed 7T SRAM cell decreases the movement factor of releasing the bitline pair to play out a compose activity. Test results utilizing HSPICE recreation demonstrates that the compose power sparing is at any rate 49%.Both understood postponement and static commotion edge are kept up after cautiously measuring the phone transistors.

**Keywords** —VLSI Chip, Low power, SRAM cell.