



# International Journal on Recent Researches In Science, Engineering & Technology

(Division of Electronics and Communication Engineering)

A Journal Established in early 2000 as National journal and upgraded to International journal in 2013 and is in existence for the last 10 years. It is run by Retired Professors from NIT, Trichy. It is an absolutely free (No processing charges, No publishing charges etc) Journal Indexed in JIR, DIIF and SJIF.

Research Paper

Available online at: [www.jrrset.com](http://www.jrrset.com)

Chief Editor : Dr. M.Narayana Rao, Ph.D., Rtd. Professor, NIT, Trichy.

ISSN (Print) : 2347-6729

ISSN (Online) : 2348-3105

Volume 3, Issue 4,  
April 2015.

JIR IF : 2.54

DIIF IF : 1.46

SJIF IF : 1.329

## DESIGN AND ANALYSIS OF TESTABLE SEQUENTIAL CIRCUITS USING REVERSIBLE LOGIC

Ms.R.Pandimeena<sup>1</sup>, Ms.S.Lalitha parameswari<sup>2</sup>, Dr.K.Ramasamy.Ph.D<sup>3</sup>  
PG scholar<sup>1</sup>, Assistant professor<sup>2</sup>

Electronics and Communication Engineering

P.S.R.Rengasamy College of Engineering for Women, Sivakasi-626140, India<sup>1, 2, 3</sup>

pandimeena214@gmail.com, lalithas331@gmail.com

**Abstract :** Testing is a process used to verify the correctness of the systems. In this project testing is carried out to detect the two stuck at fault namely stuck at 0 and stuck at 1. Here, the sequential circuits are designed based on conservative logic gates which automatically detect the two stuck at faults. Any sequential designs can be tested for classical unidirectional stuck at faults using only two test vectors such as all 1s and all 0s. Two vectors testable latches, master-slave flip-flops and dual edge triggered flip-flops are designed. The importance of this design lies in the fact that it provides the design of reversible sequential circuits completely testable for any stuck at fault by only two test vectors. There by eliminating the need of any type of scan-path access to internal memory cells. The sequential circuits are simulated using Xilinx 13.2 version. This method provides 100% fault coverage for single missing/additional cell defect in the quantum dot cellular automata (QCA) design of Fredkin gate. The layout of the Fredkin gate was simulated by using QCA designer.