



International Journal on Recent Researches In Science, Engineering & Technology

(Division of Electronics and Communication Engineering)

A Journal Established in early 2000 as National journal and upgraded to International journal in 2013 and is in existence for the last 10 years. It is run by Retired Professors from NIT, Trichy.

It is an absolutely free (No processing charges, No publishing charges etc) Journal Indexed in JIR, DIIF and SJIF.

Research Paper

Available online at: www.jrrset.com

Chief Editor : Dr. M.Narayana Rao, Ph.D., Rtd. Professor, NIT, Trichy.

ISSN (Print) : 2347-6729

ISSN (Online) : 2348-3105

Volume 3, Issue 4,
April 2015.

JIR IF : 2.54

DIIF IF : 1.46

SJIF IF : 1.329

Analysis And Design Of Vlsi Based Integer Dct Architecture

M.GETZY GNANAMANI RAJATHI¹, V.LALITHA², Dr.K.RAMASAMY.Ph.D³
Electronics and Communication Engineering^{1,2,3}

P.S.R.Rengasamy college of engineering for women, Sivakasi, INDIA^{1,2,3}
getzy1991@gmail.com¹, ecelalitha90@gmail.com²

Abstract: Discrete cosine transform is the most widely used transformation technique in image and video compression standards. The previous compression standards used floating point transforms. The conventional discrete cosine transforms (DCTs) is real-valued transforms that map integer-valued signals to floating-point coefficients. Floating-point implementations in hardware are slow so it requires too much area. In the field of VLSI, it is well known that floating-point multiplication is the operation consuming the more time so that the device becomes large and expensive. The DCT implementations based on integer approximation are currently modern transform technologies adaptable to available resources. Integer discrete cosine transform (DCT) architecture is developed based on the Multiple Constant Multiplication (MCM)-based hardware oriented algorithm with only binary additions and shifts to be used in HEVC. The one dimensional eight point DCT is designed by using two different architectures such as generalized and reusable. These two architectures have been coded using verilog HDL (Hardware Description Language). These architectures were simulated and verified using Cadence 180 nm NC LAUNCH tool and also synthesized using Cadence encounter and the area, power for the architecture is determined.