

International Journal on Recent Researches In Science, Engineering & Technology

(Division of Electrical and Electronics Engineering)

A Journal Established in early 2000 as National journal and upgraded to International journal in 2013 and is in existence for the last 10 years. It is run by Retired Professors from NIT, Trichy. It is an absolutely free (No processing charges, No publishing charges etc) Journal Indexed in JIR, DIIF and SJIF.

Research Paper

Available online at: www.jrrset.com

Chief Editor: Dr. M.Narayana Rao, Ph.D., Rtd. Professor, NIT, Trichy.

ISSN (Print) : 2347-6729 ISSN (Online) : 2348-3105 **Volume 3, Issue 4,**

April 2015.

JIR IF: 2.54

DHF IF: 1.46

SJIF IF: 1.329

Automating the Digital Circuits for SoC Low Power Designs considering various Power Management Techniques using Cadence Encounter

¹B. V. SRIRAM, ²M. VALARMATHI
Electronics and Communication Engineering
SRM University
Kattankulathur, Tamil Nadu – 603203
INDIA

¹ bkv.ram@gmail.com, ² valarmathi.m@ktr.srmuniv.ac.in

Abstract: This paper, handles the detailed design flow for automating digital circuits by accounting the prominent effects and sequences of various powers and the different techniques to minimize its adverse effects. The power management techniques like Multiple Supply Voltage (MSV) technique which is adopted to operate different functional blocks at different supply voltages as per the performance requirement of the chip, the Power Shut-Off (PSO) technique which switches off the power to parts of chip when the blocks are not used, and Dynamic Voltage and Frequency Scaling (DVFS) technique where the selected portions of the device are dynamically set to run at different voltages and the frequencies on the fly while the chip is running. Low Power Synthesis is done for any SoC design using the Cadence RTL compiler where the low power design is synthesized to gate level netlist. The synthesized netlist is used for the physical design implementation which is then subjected to complete physical design verifications. Almost 60% of leakage power, 58% of dynamic power, and 94% of total power are reduced subjected to these power management techniques.