

International Journal on Recent Researches In Science, Engineering & Technology

(Division of Electronics and Communication Engineering)
A Journal Established in early 2000 as National journal and upgraded to International journal in
2013 and is in existence for the last 10 years. It is run by Retired Professors from NIT, Trichy.
It is an absolutely free (No processing charges, No publishing charges etc) Journal Indexed in
JIR, DIIF and SJIF.

Research Paper

Available online at: www.jrrset.com

Chief Editor: Dr. M.Narayana Rao, Ph.D., Rtd. Professor, NIT, Trichy.

ISSN (Print) : 2347-6729 ISSN (Online) : 2348-3105

Volume 3, Issue 4, April 2015

JIR IF: 2.54 DIIF IF: 1.46 SJIF IF: 1.329

High Performance Floating Point Unit

Jeeva Kumaradhas^{#1} and Mr.T.Thomas Leonid^{*2}

**Final year, ME, VLSI Design, KCG College of Technology, Chennai, India

* M.Tech,(Ph.D), Assistant Professor, KCG College of Technology, Chennai, India

E-Mail:-jeevakumaradhas@gmail.com

Abstract: The benefits of floating-point arithmetic over fixed-point arithmetic comes from its constant relative precision over a wide dynamic range. However, floating-point operations require complex processes such as alignment, normalization and rounding, which increases the area, power consumption and latency. In order to reduce the overhead, fused floating-point units such as Fused Multiply-Add (FMA), fused add-subtract (FAS), fused dot product (FDP) have been proposed, which execute several operations in a single unit to reduce the area, power consumption and latency. The fused floating point adder has been implemented in 8 point DIF FFT butterfly operation. The fused floating-point adder/subtractor performs two operations in a single unit to achieve better performance and better accuracy compared to a network of discrete floating-point adders. The simulation results are obtained by using simulation Softwares.